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Abstract
Piezoelectric vibration energy harvesters have drawn much interest for powering self-sustained elec-
tronic devices. Furthermore, the continuous push towards miniaturization and higher levels of integration
continue to form key drivers for autonomous sensor systems being developed as parts of the emerging
Internet of Things paradigm. The synchronized switch harvesting on inductor (SSHI) and synchronous
electrical charge extraction (SECE) are two of the most efficient interface circuits for piezoelectric energy
harvesters; however, inductors are indispensable components in these interfaces. The required inductor
values can be up to 10mH to achieve high efficiencies, which significantly increase overall system volume,
counter to the requirement for miniaturized self-power systems for IoT. An inductorless bias-flip rectifier
is proposed in this paper to perform residual charge inversion using capacitors instead of inductors. The
voltage flip efficiency goes up to 80% while 8 switched capacitors are employed. The proposed SSHC
(Synchronized Switch Harvesting on Capacitors) circuit is designed and fabricated in a 0.35 µm CMOS
process. The performance is experimentally measured and it shows a 9.7× performance improvement
compared to a full-bridge rectifier for the case of a 2.5V open-circuit zero-peak voltage amplitude generated
by the piezoelectric harvester. This performance improvement is higher than most of reported state-of-the-
art inductor-based interface circuits while the proposed circuit has a significantly smaller overall volume
enabling system miniaturization.
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2I. INTRODUCTION
Piezoelectric vibration energy harvesting (PVEH) has drawn much interest in recent years as a
means of harvesting ambient kinetic energy to power wireless sensors and portable and implantable
electronics [1], [2]. Among the various candidate vibration energy harvesting techniques considered,
piezoelectric materials are widely used due to their relatively high power density [3], scalability and
compatibility with conventional integrated circuit technologies [4]. As the energy generated by a
piezoelectric transducer (PT) cannot be directly used to power load electronics, an interface circuit
is needed to rectify the output power and provide a stable supply. A typical piezoelectric VEH can
provide an power density of around 10 - 500 µW/cm3g2, which sets a significant constraint on
designing the associated power conditioning interface circuit [5], [6]. Full-bridge rectifiers (FBR)
are widely used due to their simplicity and stability; however, their power efficiencies are relatively
low as they set high voltage thresholds for the input voltage to overcome prior to any energy
extraction [7], [8].
Recently, various interface circuits have been reported based on inductors employed to improve
the power efficiency with RLC loops [9]–[14]. The SSHI (Synchronized Switch Harvesting on
Inductor) rectifier (or inductor-based bias-flip) is one of the most energy-efficient circuits with
ideally no-charge wastage developed for this purpose [15], [16], which synchronously flips the
voltage across the PT to minimize energy wastage due to charging the internal capacitor [17].
However, most of these reported circuits require large inductors, up to 10 mH, to achieve acceptable
efficiencies and these large inductors significantly increase the system volume, counter to the
requirement for miniaturized self-powered systems.
In this paper, an alternative SSHC (Synchronized Switch Harvesting on Capacitors) approach is
proposed to synchronously flip the voltage across the PT using one or multiple switched capacitors
instead of an inductor. This design does not require any inductor, thus significantly reduces the
required system volume. This feature is particularly necessary when considering the design of
miniaturized energy harvesting systems integrating MEMS (microelectromechanical systems) har-
vesters for applications to implantable devices and miniaturized wireless sensor nodes. Compared
to reported state-of-the-art interface circuits, the proposed circuit also achieves higher voltage
3flip efficiency, hence higher energy extraction efficiency. The background and conventional SSHI
interfaces are presented in Section II. The proposed interface circuit and circuit implementations
are shown in Section III and Section IV, respectively. Section V provides measured results and
comparisons with state-of-the-art interface circuits and a summary and conclusion is provided in
Section VI.
II. INDUCTOR-BASED SSHI INTERFACE
Fig. 1a shows the circuit schematic of a parallel-SSHI rectifier, which consists of a full-bridge
rectifier (FBR) with a switch-controlled inductor to synchronously flip the voltage across the PT.
A weakly coupled piezoelectric transducer (PT) is employed in this work; hence, the synchronized
switch damping (SSD) effect [18] is neglected and the PT can be modeled as a current source IP
in parallel with a capacitor CP [9]. The associated waveforms of the SSHI circuit are shown in Fig.
1b. Before zero-crossing instants of the current source IP , the voltage across the PT, VPT , equals to
VS + 2VD or −(VS + 2VD). In order to overcome the threshold set by the FBR and transfer energy
into the storage capacitor CS in the next half-cycle, VPT needs to be flipped from VS + 2VD to
−(VS + 2VD) (or vice-versa). In an SSHI interface, analog switches driven by a synchronized pulse
signal φSSHI are employed to control the RLC oscillation loop to flip the voltage. The resulting
flipped voltage VF is always lower than VS + 2VD due to the resistive damping in the RLC loop,
which can written as VF = (VS + 2VD)e
− pi√
4L
R2C
−1
. After the voltage flip, |VPT | needs to be charged
from VF to VS + 2VD and this amount of energy is wasted. Therefore, the power efficiency of an
SSHI interface usually depends on the voltage flip efficiency, which is expressed as:
ηSSHI =
VF
VS + 2VD
= e
− pi√
4L
R2CP
−1
(1)
where CP , L and R represent the internal capacitor of the PT, the inductor and total resistance in
the RLC loop, respectively. As CP is inherently constant for a given PT, ηSSHI can only be increased
by increasing L or decreasing R. In order to miniaturize the system, L is typically chosen in the
range of a few mH; however, an inductor of this value still occupies significant system volume.
While decreasing R, the contributory factors of R should be mentioned. Usually, R is the total
4resistance in the RLC circuit, which includes DC resistance of the inductor RIND, ON resistance
of CMOS switches RSW and other parasitic resistance RPAR, such as CMOS wiring, vias and
contacts. In terms of RIND, it is usually proportional to the inductance L for a given inductor
family. Hence, RIND should also be considered while choosing the inductor for SSHI circuits. In
order to reduce RSW , the transistor sizes of the two analog switches shown in Fig. 1a need to
be designed to be larger; as a result, the gate capacitance of the transistors is increased. These
large switches are usually power-hungry when driven. The following sections of this paper propose
a novel interface circuit with the ability of performing highly efficient voltage flipping without
employing inductors, hence the energy efficiency is increased with smaller required volume.
III. PROPOSED SSHC INTERFACE CIRCUIT
In this section, an inductor-less interface circuit is introduced, which employs one or multiple
synchronized switched capacitors to increase voltage flip efficiency and hence power extraction
efficiency. The performance is then compared with an SSHI interface.
A. SSHC with one capacitor
Fig. 2a shows the circuit diagram of the proposed SSHC (Synchronized Switch Harvesting on
Capacitors) interface circuit with one switched capacitor C1, or it can be called a charge-swap
capacitor. In order to perform the charge inversion, five analogue switches driven by three pulse
signals (φp, φ0 and φn) are used. The three non-overlapping switching signals are synchronously
generated to turn ON the five switches sequentially in a specific order. The order of the three pulses
depends on the polarization of the voltage VPT .
Fig. 2b shows the waveforms of the voltage VPT , the voltage across the capacitor C1 and the three
pulse signals driving the five switches. At each zero-crossing moment of IP , the three pulse signals
(φp, φ0 and φn) are sequentially generated to flip the voltage VPT . Assuming VPT = VS + 2VD
before the flipping instant (the left zoom-in figure), VPT needs to be flipped towards negative. In
this case, the pulse φp is first generated to damp a part of charge from CP into the charge-swap
capacitor C1. Then, the pulse φ0 clears the residual charge in CP and the pulse φn charges CP from
5C1 in the opposite sense. This allows the voltage VPT to be partially flipped. While VPT is supposed
to be flipped from −(VS + 2VD) towards positive polarity, the three pulses are now generated in an
inversed order: φn → φ0 → φp (the right zoom-in figure). As shown in the figure, the voltage flip
efficiency is around 1/3. This is the optimal flip efficiency while using one charge-swap capacitor
and the theoretical discussion will follow in Section III-C.
B. SSHC with multiple capacitors
In order to flip additional charge across the capacitor CP , more synchronized switched capacitors
can be added to transfer more charge from CP into a series of capacitors and conversely charge
CP to a higher voltage level. Fig. 3a shows the proposed SSHC interface circuit with k switched
capacitors. In this design, there are 4k+ 1 analog switches and 2k+ 1 switching signal phases: φ0,
φ1p, φ1n, φ2p, φ2n, φ3p, φ3n, etc.
Assuming the number of switched capacitors is k = 8, the instant when VPT is being flipped
from −(VS + 2VD) towards positive and from VS + 2VD towards negative are shown in Fig. 3b.
The voltage VPT and the 17 (as 2k + 1 while k = 8) phases of the switching signals are shown
in the figure. From the figure, it can be seen that, in order to flip VPT from −(VS + 2VD) towards
positive, the phase order of the 17 pulses is: φ1n, ..., φ8n, φ0, φ8p, ..., φ1p. The first 8 phases aim
to sequentially transfer charge from CP to the 8 switched capacitors, C1 to C8. The phase φ0
clears the residual charge in CP and the following 8 phases sequentially connect the 8 switched
capacitors in an opposite sense to flip the voltage VPT . While VPT needs to be flipped from VS+2VD
towards negative, the phase order of the 17 pulses is completely reversed, as shown in the figure.
The theoretical discussion on optimal voltage flip efficiencies using multiple capacitors and the
constraints on the capacitance values will follow in the next section.
C. Performance analysis
In this section, the voltage flip efficiency of the proposed SSHC interface circuit is calculated
and its performance is compared with the SSHI interface. Assuming one charge-swap capacitor is
present in the SSHC interface circuit, as previously shown in Fig. 2a, and the voltage VPT needs
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VS + 2VD. Before the first flipping is performed, the voltage across the switched capacitor is zero,
noted as V1 = 0 V. At the first zero-crossing moment of IP , the first pulse φp is present. CP and C1
are connected and the charge flows into C1 until the voltages across the two capacitors are equal.
As the total charge keeps unchanged, the voltage across CP and C1 at the end of first phase φp is:
VPT = V1 =
CP
CP + C1
(VS + 2VD) (2)
where V1 is voltage across the switched capacitor C1. At the second phase, a pulse φ0 is generated
to clear the residual charge in CP . The charge in C1 remains unchanged during this phase. Hence
the voltage across CP and C1 at the end of the second phase is:
VPT = 0
V1 =
CP
CP + C1
(VS + 2VD)
(3)
At the third phase φn, C1 is connected with CP in an opposite sense to charge CP to a negative
voltage. Due to the conservation of charge in these two capacitors, the remaining charge in C1 after
the second phase is shared between CP and C1. Hence the voltages VPT and V1 at the end of the
third phase are:
VPT = V1 = − CPC1
(CP + C1)2
(VS + 2VD) = −(VS + 2VD) x
(1 + x)2
(4)
where x is the ratio between C1 and CP . It can be seen that VPT is a negative value after three
phases of voltage flipping. From (4), it can be found that VPT attains the minimum while x = 1,
or C1 = CP . Therefore, the minimum value of VPT at the end of the first voltage flipping is:
VPT = V1 = −1
4
(VS + 2VD) (5)
The result obtained in the (5) is under the assumption that the initial voltage across the switched
capacitor C1 is 0 V. However, before the second zero-crossing moment where VPT needs to be
flipped from negative to positive, V1 equals to −14(VS + 2VD). Assuming C1 = CP is chosen for
future calculations, VPT and V1 values after each phase of φn, φ0 and φp during the second voltage
7flipping stage are:
before φn : VPT = −(VS + 2VD), V1 = 1
4
(VS + 2VD)
⇒ after φn : VPT = −V1 = −(1
4
+ 1)
1
2
(VS + 2VD)
⇒ after φ0 : VPT = 0 V, V1 = (1
4
+ 1)
1
2
(VS + 2VD)
⇒ after φp : VPT = V1 = ((1
4
)2 +
1
4
)(VS + 2VD) =
5
16
(VS + 2VD)
(6)
It can be seen from (6) above, more charge is inverted in the second zero-crossing moment
compared to the first one. Due to the accumulation of remaining charge in C1, the resulting |VPT |
at the end of the nth voltage flipping stage is:
|VPT | = ((1
4
)n + · · ·+ (1
4
)2 +
1
4
)(VS + 2VD) =
∑
1≤i≤n
(
1
4
)i(VS + 2VD)
⇒ lim
n→∞ |VPT | =
1
3
(VS + 2VD)
(7)
While n tends to infinity, |VPT |n→∞ = 13(VS + 2VD), which means that the optimal voltage
flip efficiency for the SSHC interface circuit with one switched capacitor is ηSSHC−1 = 13 while
C1 = CP .
The condition C1 = CP has been shown for the single capacitor SSHC implementation. When
the number of capacitors increases to k, as shown in Fig. 3a, the above derivations for k capacitors
can still be applied but result in a lengthy calculation. Alternatively, to provide a concise derivation
for the optimal values of the capacitors, the following alternative method provides a generalized
approach to determine the condition for optimal flip efficiency as CP = C1 = C2 = C3 = ... = Ck.
Assuming there are two capacitors, CP and Ck, the voltage across one of them is VC and across the
other one is 0 V. It can be assumed that CP is associated with voltage VC and the voltage across
Ck is 0 V. After these two capacitors are shorted, the resulting voltages across them are equal:
VCp = VCk =
CPVC
CP + Ck
(8)
It can be seen that a certain amount of energy is transferred from CP to Ck. As some energy
will be transferred back to CP later to flip the voltage, so the desirable case is that the energy
transferred between these two capacitors is the maximum possible. Hence, after the first shorting,
the energy transferred from CP into Ck is:
ECk =
1
2
CkV
2
Ck =
1
2
CkC
2
P
(CP + Ck)2
V 2C (9)
8By setting the derivative of EC1 to 0, the equation becomes:
∂ECk
∂Ck
=
1
2
V 2C
C2P (CP + Ck)
2 − 2CkC2P (CP + Ck)
(CP + Ck)4
= 0
⇒ Ck = CP
(10)
Therefore, Ck = CP is the condition that the transferred energy from CP to Ck is maximum. If
there is only one capacitor, the next steps are to clear the remaining charge in CP and then short
the two capacitors in the opposite polarization. In this step, the energy is now transferred from
Ck to CP and the same derivation previously performed can be reused to find that the transfered
energy attains its maximum while Ck = CP . If there are k capacitors, the same derivations above
can be performed for each individual capacitor from C1 to Ck. After some calculations, the energy
transfered into each individual capacitor reaches the maximum while C1 = CP , C2 = CP , . . . ,
Ck = CP , which can be rewritten as CP = C1 = C2 = C3 = ... = Ck.
Considering an SSHC interface with up to 8 switched capacitors, the circuit is simulated and
the voltage flip efficiency is obtained in Table I. The first column is the number of switched
capacitors employed for a SSHC interface and the second column shows the simulated voltage
flip efficiencies. The flip efficiencies shown in the table are the values under assumptions that
all the switched capacitors have the same capacitance of the PT internal capacitor CP , such that
C1 = C2 = ... = C8 = CP . The third column shows the calculated inductor value required for
a SSHI interface circuit to achieve the same voltage flip efficiencies. The equation for calculating
the SSHI flip efficiencies is given in (1). In the calculations, the capacitance is set as 45 nF, which
matches the CP for the measurements in this paper. The total resistance in the RLC loop consists
of the DC resistance of the inductor, ON resistance of all CMOS switches, and parasitic resistance
including CMOS metal wires, vias between metal layers and contacts. This value varies among
different implementations and it is usually between 30 Ω and 70 Ω for most implementations. In
order to provide fair comparisons, 50 Ω is chosen for the calculations. The quality factor of an RLC
circuit is expressed as Q = 1
R
√
L
CP
. As CP is the internal capacitance and cannot be modified for a
given PT, the resistance R and the inductor L dominate the voltage flip efficiency in SSHI circuits.
From the table, it can be found that the SSHI interface circuit requires large inductors to achieve
equal voltage flip efficiencies as the SSHC interface circuit. An inductor in the mH scale typically
9occupies a volume of ∼ 100’s mm3; however, a surface-mount (SMD) ceramic capacitor (imperial
0402/0201 package) can take up a volume of less than 0.5 mm3. Hence, the proposed SSHC interface
circuit significantly reduces the system volume by employing capacitors instead of inductors. This
advantage is particularly suitable for miniaturized MEMS energy harvesting systems. In the next
section, the circuit implementations of the proposed SSHC interface circuit will be presented.
IV. CIRCUIT IMPLEMENTATION OF THE PROPOSED SSHC INTERFACE
A. System architecture
The system architecture of the proposed SSHC interface circuit is shown in Fig. 4. The five
blocks implemented on-chip are “zero-crossing detection”, “pulse generation”, “pulse sequencing”,
“switch control” and “voltage regulator” blocks. At each zero-crossing moment of IP , a rising edge
is generated in signal SY N and the signal PN indicates the direction that VPT will be flipped,
where VPT = VP − VN . The signal PN is needed because the pulse phase orders for different
voltage flip directions are different, as shown in Fig. 3b. Assuming there are k switched capacitors
employed in the SSHC circuit, after the “pulse generated” block reads a rising edge in SY N , 2k+1
sequential pulses are generated. In the following “pulse sequencing” block, these 2k + 1 signals
are sequenced according to the level of the signal PN . Then, these sequenced 2k + 1 signals are
used to drive analog switches in the “switch control” block to perform voltage flipping with the
k off-chip capacitors. In order to achieve the optimal voltage flip efficiency, the values of the k
off-chip capacitors are chosen as C1 = C2 = ... = Ck = CP . A voltage regulator with over-voltage
protection is employed to make the system being self-powered. The internal transistor-level circuit
diagrams and operations for each block are presented and explained in the following sections.
B. Zero-crossing detection
Fig. 5a shows the circuit diagram of the zero-crossing detection block. In order to find the
zero-crossing moment of the current source IP , two continuous-time comparators are employed to
compare VP and VN with a reference voltage Vref . While IP is close to zero, the diodes of the
full-bridge rectifier (FBR) are just about to turn OFF. At this moment, one of VP and VN is close to
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−VD and the other one is close to VS +VD. Hence, the reference voltage Vref is set slightly higher
than the negative value of the voltage drop of a diode (−VD) so that either VP or VN going from
−VD towards positive can trigger the comparator and generate a synchronous signal. The outputs
of these two comparators are ANDed so that a rising edge in the SY N signal is generated to flip
the voltage VPT for each zero-crossing moment of IP . Fig. 5b shows the associated waveform of
this block. A signal named PN is also generated in this block, which indicates the polarization
of VPT before it is flipped at each zero-crossing moment. This signal is then used in the “pulse
sequencing” block to help sequence the switch-driving pulses.
C. Pulse generation
Fig. 6 shows the circuit diagram of the pulse generation block for up to 8 switched capacitors in
the SSHC interface circuit. 17 pulse cells are employed in this block to generate up to 17 sequential
pulses, of which the pulse width can be tuned externally. The input signal SY N is the synchronous
clock signal generated from the zero-crossing detection block. A rising edge in SY N drives the
17 pulse cells sequentially to generate one individual pulse in each cell. The 8 off-chip switched
capacitors can be selectively enabled by input signals EN1 − EN8 and signal EN0 enables the
φ0 switch, which aims to clear the residual charge in CP . These 9 digital input signals can be set
externally according to the number of switched capacitors employed. If all of these 9 signals are
low, the interface circuit simply works as a full-bridge rectifier. The input EN0 is forced to high if
any of EN1 − EN8 are high because the residual charge in CP needs to be cleared in the middle
phase of the voltage flipping process. The diagram for the pulse cell is also illustrated in the figure.
The pulse signal is generated by ANDing the delayed and inverted versions of the input signal. For
the very first pulse cell, the input signal is SY N and the input signals for the following cells are
delayed versions of SY N . The delay in one pulse cell is performed by using two weak inverters
charging a capacitor. The pulse width of the generated pulse for each cell can be tuned by adjusting
the on-chip variable capacitor, which can be set externally. The three switches in one pulse cell
are CMOS analog switches, which aims to enable and bypass the selected pulse cells. If any of
EN1−EN8 signals are low, the corresponding pulse cells for the disabled capacitors are bypassed
so that the SY N signal has nearly no delay while bypassing these cells.
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D. Pulse sequencing
After the up to 17 sequential pulses are generated, they need to be sequenced before driving the
switches to flip VPT . Fig. 7 shows the pulse sequencing block, which consists of 8 multiplexers.
While the input signal PN is high, VPT needs to be flipped from positive to negative. In this case,
the output sequence of the 17 pulses after the sequencing block should be φ1p → φ2p → φ3p →
φ4p → φ5p → φ6p → φ7p → φ8p → φ0 → φ8n → φ7n → φ6n → φ5n → φ4n → φ3n → φ2n → φ1n.
While PN is low, the pulse sequence is completely inversed. The pulse φ0 is always in the middle
of the sequence so it does not need sequencing. However, two redundant gates (AND and OR gates)
are added for φ0, which aims to ensure that all pulses have the same delay to avoid overlapping.
Fig. 8 shows the associated waveforms of this block for different PN levels.
E. Switch control and voltage regulation blocks
Fig. 9 shows the circuit diagram of the switch control block, which consists of 17 two-stage
level shifters and 33 analog CMOS switches. The schematic of a CMOS switch is shown in the
figure, which consists of an inverter, an isolated NMOS and a PMOS and their body diodes are also
shown in the figure. The 8 capacitors C1 − C8 are implemented off-chip as their capacitances are
45 nF, which are equal to the internal capacitance of the piezoelectric transducer CP . The sequenced
pulses obtained from the pulse sequencing block cannot be directly used for driving the 33 switches
because different voltage levels are needed. For each switch, the voltage on either side varies over
a wide range between −VD and VS +VD; however, the voltage levels of the pulses signals from the
pulse sequencing block are 0 V and 1.5 V (VDD = 1.5 V is used in this implementation). Therefore,
the high and low levels of the switch driving signals should be shifted to a large voltage range in
order to fully turn ON and OFF the 33 switches with level shifters [19]. The translated voltage levels,
VDDA and VSUB are gate over-driving voltages to fully turn ON and OFF the switches. These two
voltage levels are also used to bias the body diodes of the CMOS switches. In the schematic showing
the body diodes, node BP is biased at VSUB, T and BN are biased at VDDA and the SUB is the
common substrate of the entire chip, which is grounded at 0 V. These two voltages are the highest
and lowest voltage levels, respectively, in the system and a simplified implementation is shown
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in Fig. 10. Detailed similar circuit implementations are presented in [10]. Another implementation
employing switched-capacitor DC-DC converters to generate gate over-driving voltage levels can
be found in [9].
Fig. 11 shows the implementation of an over-voltage protection (OVP) and a voltage regulator.
The OVP aims to limit the voltage stored in the capacitor CS and the voltage regulator is employed
to provide a stable 1.5 V supply to the interface circuit with the harvested energy. The resistors
are off-chip implemented with values R1 = 100 MΩ, R2 = 10 MΩ, R3 = 50 MΩ, R1 = 100 MΩ.
The circuit diagram of the low-power comparator is shown in Fig. 12. The power consumption of
this comparator is around 62 nW and the delay time is around 65 µs. As the power capacitor CS
is large and VS varies slowly, some performance criteria such as the speed of the comparators and
the voltage reference is sacrificed for low power consumption reasons.
V. MEASUREMENT RESULTS
The proposed SSHC interface circuit was designed and fabricated in a 0.35 µm HV CMOS
process. The system was experimentally evaluated using a commercially available piezoelectric
transducer (PT) of dimension 58 mm × 16 mm (Mide Technology Corporation V21BL). This PT
has an measured internal capacitance of CP = 45 nF and the 8 off-chip switched capacitors are
chosen with the equal capacitances of 45 nF to achieve the optimal voltage flip efficiency. During
the measurement, a shaker (LDS V406 M4-CE) was excited at the natural frequency of the PT
at 92 Hz and driven by a sine wave from a function generator (Agilent Technologies 33250A 80
MHz waveform generator) amplified by a power amplifier (LDS PA100E Power Amplifier). A
super capacitor is employed as the energy storage capacitor (AVX BestCap BZ05CA103ZSB) with
a measured capacitance CS ≈ 5.2 mF. As the circuit is self-sustained with an on-chip voltage
regulator, the voltage supply from the voltage regulator is only available when voltage across the
storage capacitor satisfies VS ≥ 1.5 V. While VS < 1.5 V, the interface circuit simply works as a
full-bridge rectifier (FBR) as all the 33 switches are OFF until VS is charged to 1.5 V. Hence, an
external power supply at 1.5 V was used while measuring the harvested power for VS < 1.5 V. Fig.
13 shows the die photograph of the test chip.
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Table II lists the power consumption due to different blocks of the proposed SSHC interface
circuit. The first 6 lines shown in the table are obtained from simulations with assumptions that 8
switched capacitors are employed (with 80% voltage flip efficiency) and the PT resonant frequency
is 92 Hz. The last two lines are the measured static and dynamic power consumption of the chip.
The static power loss is measured while the PT is not vibrating and the dynamic power loss is
measured while the PT is excited at 92 Hz. Hence, the difference between these two measured
power consumption values is due to the operation of the “pulse generation” and “pulse sequencing”
blocks because while the PT is static, the voltage across it is not being flipped. While employing
fewer switched capacitors, the power loss due to the “pulse generation” and “switch control” blocks
can be much lower. This is because fewer pulse signals will be generated and fewer switches in the
switch control block will be driven in this case. The PT resonant frequency also affects the power
consumption of these two blocks because a series of pulse signals are generated for every half
period of the excitation frequency. Hence, higher frequency proportionally results in more pulse
signals and more power consumed in generating pulses and driving switches.
Fig. 14 shows the measured waveforms and the four sub figures show the cases while the numbers
of enabled switched capacitors are set to 1, 2, 4 and 8, respectively. From Fig. 14a, it can be seen
that the voltage across the piezoelectric transducer VPT is flipped from ±2.8 V to ∓0.94 V. The
voltage flip efficiency is around 1/3, which matches the calculated efficiency shown in table I. The
zoom-in voltage flipping instants for VPT flipped from positive to negative and from negative to
positive are also shown in the figure with the three switch signals φ1p, φ0 and φ1n. There are only
3 switch signals needed for 1 switched capacitor because the switch signal number required for
k switched capacitors is 2k + 1, as mentioned previously. In order to flip VPT in two different
directions, the sequence of the switched signals are inversed, as previously explained. While 2,
4 and 8 switched capacitors are enabled (Fig. 14b, Fig. 14c and Fig. 14d), VPT is flipped with
efficiencies of 1/2, 2/3 and 4/5, respectively. These results closely match the calculations. As more
switch signals are needed to drive more capacitors, these signals are ORed for display due to the
limited number of oscilloscope channels. Although the sequence of the switched signals cannot
be seen from the ORed version, their sequences for different voltage flip direction are completely
inversed. As explained in section III-B, the middle signal φ0 aims to clear the residual charge in CP
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after most of charge has been transferred into the switched capacitors. From the zoom-in voltage
flip instants of the figures, it can be seen that VPT goes to 0 V at the very middle pulse and it is
flipped to an opposite polarization during the following pulses.
Fig. 15 shows the measured electrical output power of the PT with a conventional full-bridge
rectifier (FBR) and with the proposed SSHC rectifier with up to 8 switched capacitors. The electrical
output power is measured and calculated from a small voltage increase of VS in a short period of
time, where VS is the voltage across the storage capacitor CS connected to the output of a FBR
(refer to Fig. 3a). The power at a specific VS is calculated as P = 12TCS((VS + ∆VS)
2 − V 2S ),
where ∆VS is a small voltage increase in VS and T is the time elapsed. In Fig. 15a, the voltage
across the capacitor CS is varied to measure the peak power points for each configurations of the
interface circuits. During these measurement, the PT is excited at an acceleration level of 1.2 g,
which produces an open-circuit voltage amplitude of VOC = 2.5 V across the PT. From the figure,
it can be seen that the output power of an FBR is around 16.7 µW while the proposed SSHC with
only 1 switched capacitor can output 45.1 µW power with 2.7× relative performance improvement
with respect to the FBR. While two switched capacitors are employed, the output power increases
to 65.5 µW with 3.9× overall improvement. In this implementation, the maximum supportable
number of the switched capacitors is 8, which increases the output power to 161.8 µW. Hence,
the output power with 8 switched capacitors improves the performance by 9.7× compared to an
FBR. The trend of the power curve in the figure also implies that the output power for 8 switched
capacitors can go higher for higher VS values; however, the peak power point cannot be achieved
in this implementation as the CMOS circuit is not designed to work at such high voltages. Fig.
15b shows the output power with a fixed voltage VS = 5 V and the excitation level is varied from
0 g to 7.5 g (equivalent to VOC varying from 0 V to 15 V). The proposed SSHC interface with 8
switched capacitors can provide output power up to 1.2 mW.
Table III shows the performance comparisons among state-of-the-art interface circuits for piezo-
electric energy harvesters and the proposed SSHC interface with up to 8 switched capacitors. The
second column from the left shows the employed techniques. The three following columns are the
specifications of the piezoelectric transducers, including models of the PTs, internal capacitances
and resonant frequencies. The column starting with “VOC” shows the open-circuit voltage amplitudes
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of the PTs used for measurements. The column “Inductor” shows the inductor values required for
different interface circuits. The “normalized volume” is an estimated value for each start-of-the-
art interface circuit, which includes the integrated circuit (IC) and all off-chip components except
the PT. The IC chips for all the interface circuits are assumed to occupy 10 mm3 with sufficient
clearance to surrounding components. As a surface-mount device can be as small as 1 mm3, each
off-chip capacitor or resistor is assumed to occupy 2 mm3 with 1 mm3 of clearance. The unit volume
for a highly compact inductor (including estimated clearance) is assumed to be 100 mm3/mH. If
multi-layer circuit boards are used, the clearance between components can be further decreased
and wires can be placed in the inner layers of the board. Therefore, the total estimated volume
for each interface circuit is the mathematical sum of the chip, off-chip capacitors, resistors and
inductors with considerations of clearance. It can be seen that the proposed SSHC interface circuit
occupies less volume than state-of-the-art circuits due to its inductor-less design. The normalized
volume values for this work varies between 1 and 1.6 for different numbers of switched capacitors
that are employed. The column PIC
PFBR
shows the output power performance improvement of the
interface circuits compared to an FBR, where the term PIC represents the output power using the
proposed rectification IC (integrated circuit) and the term PFBR represents the output power using
the full-bridge rectifier (FBR). As a higher VOC can significantly improve the output power of a FBR
and decrease PIC
PFBR
, VOC is chosen at 2.5 V in this implementation. This is because most of cited
references in this table use VOC around this value and this provides a relatively fair performance
comparison with state-of-the-art circuits. The figure of merit (FOM) represents the performance
improvement per unit volume, which is given by FOM = PIC
PFBR
1
VNOR
, where VNOR is the normalized
volume. The FOM shows that although the SSHC interface with 8 switched capacitors takes more
room with additional off-chip capacitors, the extra capacitors still have positive contributions to
the FOM as a surface-mount capacitor is extremely small compared to other components in the
system, such as inductors. However, with the inductor-sharing technique, a SSHI energy harvesting
system can employ only one inductor to be shared between the SSHI rectifier and following DC-
DC conversion blocks to increase the inductor utilization [9]. Due to the inductor-less architecture
of the proposed rectifier, inductors should be avoided in other parts of the IoT/sensor system to
achieve a fully inductorless system. Therefore, if this SSHC rectifier is employed in a IoT/sensor
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system in the future, some circuits that may need inductors, such as bulk/boost DC-DC converters,
should be replaced by high-efficiency switched-capacitor (SC) DC-DC converters [20], in order to
address an inductorless implementation for miniaturization reasons.
VI. CONCLUSION
This paper introduced an inductor-less interface circuit for piezoelectric vibration-based energy
harvesters employing switched capacitors to synchronously flip the residual charge across the
piezoelectric transducer (PT) to significantly improve key circuit metrics. Compared to reported
state-of-the-art interface circuits, such as SSHI (synchronized switch harvesting on inductor), SECE
(synchronous electrical charge extraction) and other approaches, the proposed interface circuit
completely removes the requirement for an inductor to flip the voltage across the PT. With theoretical
calculations, the voltage flip efficiency is 1/3 when only one switched capacitor is employed and
this efficiency approaches 80% with 8 switched capacitors. In order to achieve these optimal
theoretical voltage flip efficiencies, the capacitances of the switched capacitors should equal to
the internal capacitance of the PT. For an SSHI interface circuit to achieve equal voltage flip
efficiency, a large inductor is required, which is very impractical in miniaturized systems for
real-world implementations. The measured results show that the proposed SSHC interface circuit
improves the performance by 9.7× compared to a full-bridge rectifier. The performance boost is
higher than reported inductor-based interface circuits with smaller system volume requirements
due to the proposed capacitor-based design and hence a much higher energy efficiency per unit
volume is obtained. Future work is currently addressing full on-chip integration of the circuit and
switched capacitors for piezoelectric MEMS energy harvesters that could enable a new-class of
fully integrated self-powered CMOS-MEMS sensor nodes. The aim of this paper is introduce a
new inductorless bias-flip circuit architecture; however, additional features missing in this work can
be integrated in future implementations to improve overall performance, such as maximum power
point tracking (MPPT), cold-startup, associated switched-capacitor DC-DC converters, integration
with electronic loads, etc.
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(a) Circuit diagram of an SSHI interface. (b) Waveforms.
Fig. 1: SSHI interface circuit and the associated waveforms.
(a) SSHC interface with one charge-swap capacitor.
(b) Waveforms.
Fig. 2: Proposed SSHC interface circuit and the associated waveforms.
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(a) SSHC interface with k synchronized switched capacitors.
(b) Simulated waveforms of VPT flip instants for the SSHC interface with 8 synchronized
switched capacitors.
Fig. 3: Proposed SSHC interface circuit with k synchronized switched capacitors.
Fig. 4: System architecture of the proposed SSHC interface circuit.
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TABLE I: Performance comparison between SSHI and SSHC (equation to calculate L in SSHI is
shown in (1) and the assumptions are: ηSSHI is shown in the second column, CP = 45 nF and
R = 50 Ω)
SSHC capacitor
number
Voltage flip
efficiency
Required L for
SSHI (mH)
1 1/3 0.26
2 1/2 0.61
3 3/5 1.09
4 2/3 1.71
5 5/7 2.48
6 3/4 3.38
7 7/9 4.42
8 4/5 5.60
(a) Circuit diagram of zero-crossing detection block.
(b) Associated waveforms.
Fig. 5: Zero-crossing detection block.
20
Fig. 6: Circuit diagram of the pulse generation block.
Fig. 7: Circuit diagram of the pulse sequencing block.
Fig. 8: Associated waveforms of the pulse sequencing block.
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Fig. 9: Circuit diagram of the switch control block.
Fig. 10: VDDA and VSUB generation circuit.
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Fig. 11: Circuit diagram of the voltage regulator and over-voltage protection.
Fig. 12: Circuit diagram of the comparator.
TABLE II: Breakdown of the chip power consumption.
Loss mechanism Power loss Percentage
Zero-crossing
detection
189 nW 13.2%
Pulse generation 93 nW 6.5%
Pulse sequencing 0.3 nW 0.02%
Switch control 690 nW 48.3%
Voltage regulator 458 nW 32%
Simulated total 1.43 µW 100%
Measured total ∼ 0.9 µW (static)
Measured total ∼ 1.7 µW (dynamic)
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Fig. 13: Micrograph of the test chip fabricated in a 0.35 µm CMOS foundry process. The active
area for the proposed circuit is 2.9 mm2. (1. zero-crossing, 2. pulse generation, 3. pulse sequencing
and level shifters, 4. switch control, 5. OVP and voltage regulator).
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(a) 1 switched capacitor enabled. (b) 2 switched capacitors enabled.
(c) 4 switched capacitors enabled. (d) 8 switched capacitors enabled.
Fig. 14: Measured transient waveforms of VPT and switch signals (some switch signals are ORed
for display due to the limited number of oscilloscope channels).
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(a)
(b)
Fig. 15: Measured electrical output power of a FBR and the proposed SSHC interface circuit with
up to 8 switched capacitors. (a) Output power in a range of VS with a fixed VOC = 2.5 V (equivalent
to an acceleration level 1.2 g). (b) Output power measured over a wide range of excitation levels
(up to VOC = 15 V, equivalent to 7.5 g) with a fixed VS = 5 V.
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TABLE III: Performance comparison with state-of-the-art interface circuits
Publication Technique PT
Piezoelectric
capacitance
Frequency VOC Inductor
Normalized
volume
VNOR
PIC
PFBR
FOM =
PIC
PFBR
1
VNOR
JSSC2010
[9]
Bias-flip
(SSHI)
Mide
V22B
18 nF 225Hz 2.4 820 µH 4.6 4 0.87
JSSC2012
[14]
PSCE
Mide
V22B
19.5 nF 173Hz 9V 10mH 46.1 2.1 0.045
JSSC2014
[21]
Energy-
investing
Mide
V22B
15 nF 143Hz 2.6V 330 µH 2.4 3.6 1.5
JSSC2014
[17]
SSHI
Custom
MEMS
8.5 nF 155Hz 8.2V 470 µH 3 2.5 0.83
TPEL2015
[22]
SSHI
Mide
V22B
18 nF 225Hz 3.28V 940 µH 5.2 5.8 1.12
TPEL2016
[10]
SECE
Q220-
A4303YB
52 nF 60Hz 2.35V 560 µH 3.5 3 0.87
ISSCC2016
[23]
SSHI
MIDE
V21B
26 nF 134Hz 2.45V 3.3mH 15.9 4.4 0.28
This work SSHC
Mide
V21BL
45 nF 92Hz 2.5V No 1− 1.6 2.7− 9.7 2.7− 6.1
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